e-Beam detection of over-etch in semiconductor processing and how over-etch level is related to defect detection parameters

Kwame Owusu-Boahen; Chang (Carl) Han; Ching Hsueh; Chulwoo (Jake) Kim; Arun Vijayakumar; Fnu Devender; David J. Moreau

doi:10.1117/12.2584652

22 February 2021 e-Beam detection of over-etch in semiconductor processing and how over-etch level is related to defect detection parameters

Kwame Owusu-Boahen, Chang (Carl) Han, Ching Hsueh, Chulwoo (Jake) Kim, Arun Vijayakumar, Fnu Devender, David J. Moreau

Author Affiliations +

Proceedings Volume 11611, Metrology, Inspection, and Process Control for Semiconductor Manufacturing XXXV; 116110N (2021) https://doi.org/10.1117/12.2584652
Event: SPIE Advanced Lithography, 2021, Online Only

Abstract

Some over-etch (OE) related defects in semiconductor device processing are only obvious after vias or trenches are already filled. Such defects are usually buried and often discovered after failure analysis from failed devices. Inline detection by physical means using optical inspection tools is not possible. e-Beam inspection has the ability to detect this type of defect electrically. OE related defects create shorts or leakage paths and their ability to cause device failure depends on the level or extent of this leakage. Hard OE fail impacts yield while marginal OE is relatively harmless. e-Beam inspection detects both hard OE fail and marginal OE as bright voltage contrast (BVC) and it has always been a challenge to discern yield impacting hard OE fail from the relatively harmless OE based only on the defect images. TEM analysis is often necessary to distinguish between the two. In this paper attempt is made to relate the extent of OE to e-Beam defect detection parameters, Threshold (TH) and Grey Level (GLV). Correlation between the amount of OE and each of the two parameters is established. Also a correlation is found among the two parameters themselves. With these relationships established, the e-Beam defect detection parameters alone can be used to predict OE’s potential impact on yield without TEM analysis.

Citation Download Citation

Kwame Owusu-Boahen, Chang (Carl) Han, Ching Hsueh, Chulwoo (Jake) Kim, Arun Vijayakumar, Fnu Devender, and David J. Moreau "e-Beam detection of over-etch in semiconductor processing and how over-etch level is related to defect detection parameters", Proc. SPIE 11611, Metrology, Inspection, and Process Control for Semiconductor Manufacturing XXXV, 116110N (22 February 2021); https://doi.org/10.1117/12.2584652

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
6 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Defect detection

Semiconductor manufacturing

Failure analysis

Inspection

Image analysis

Optical inspection

Transmission electron microscopy

Keywords/Phrases

Search In:

Publication Years