Paper
1 June 1991 Parallel processing approach to transform-based image coding
James O. Normile, Dan Wright, Ken Chu, Chia Lung Yeh
Author Affiliations +
Proceedings Volume 1452, Image Processing Algorithms and Techniques II; (1991) https://doi.org/10.1117/12.45405
Event: Electronic Imaging '91, 1991, San Jose, CA, United States
Abstract
This paper describes a flexible parallel processing architecture designed for use in real time video processing. The system consists of floating point DSP processors connected to each other via fast serial links, each processor has access to a globally shared memory. A multiple bus architecture in combination with a dual ported memory allows communication with a host control processor. The system has been applied to prototyping of video compression and decompression algorithms. The decomposition of transform based algorithms for decompression into a form suitable for parallel processing is described. A technique for automatic load balancing among the processors is developed and discussed, results ar presented with image statistics and data rates. Finally techniques for accelerating the system throughput are analyzed and results from the application of one such modification described.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
James O. Normile, Dan Wright, Ken Chu, and Chia Lung Yeh "Parallel processing approach to transform-based image coding", Proc. SPIE 1452, Image Processing Algorithms and Techniques II, (1 June 1991); https://doi.org/10.1117/12.45405
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Video

Video compression

Image compression

Parallel processing

Data processing

Data conversion

RELATED CONTENT

Real-time video compressing under DSP/BIOS
Proceedings of SPIE (October 30 2009)
Real-time lossless compression for HDTV video using a GPGPU
Proceedings of SPIE (September 16 2011)
DSP-based hardware for real-time video coding
Proceedings of SPIE (April 30 1992)
Implementation of 2-D DCT based on FPGA
Proceedings of SPIE (August 19 2010)

Back to Top