Optical RAM bus memory for parallel processing system

Mitsumasa Koyanagi; Takashi Nakano; Takeshi Etoh; Reiji Aibara

doi:10.1117/12.147097

1 July 1993 Optical RAM bus memory for parallel processing system

Mitsumasa Koyanagi, Takashi Nakano, Takeshi Etoh, Reiji Aibara

Proceedings Volume 1849, Optoelectronic Interconnects; (1993) https://doi.org/10.1117/12.147097
Event: OE/LASE'93: Optics, Electro-Optics, and Laser Applications in Scienceand Engineering, 1993, Los Angeles, CA, United States

Abstract

A new optical RAM-bus (ORAM-bus) memory has been proposed. This memory has three- dimensional memory structure with the vertical optical interconnection. Data are vertically transferred in this memory by the optical coupling sense amplifier which acts as a cache memory and also as an amplifier to amplify the signal read-out from a memory cell. It was confirmed in the computer simulation that a very high data transfer speed of 64 Gbit/s can be achieved in the ORAM-bus memory with the configuration of 256 Kbits X 4 layers. The new parallel computer system with such ORAM-bus memories is also proposed.

Citation Download Citation

Mitsumasa Koyanagi, Takashi Nakano, Takeshi Etoh, and Reiji Aibara "Optical RAM bus memory for parallel processing system", Proc. SPIE 1849, Optoelectronic Interconnects, (1 July 1993); https://doi.org/10.1117/12.147097

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available