Paper
27 April 1999 Technique of analog integrated circuit yield analysis
Algirdas Baskys, Vitold Gobis
Author Affiliations +
Abstract
The technique of analog integrated circuits statistical analysis is suggested. This technique enables to determine the interrelation between integrated circuit yield on the one hand and the dimensions of elements on the other hand. The idea is based on the common use of experimental statistical analysis and statistical modeling and on the introduction of the concept of the integrated circuit intermediate parameters. The results of statistical analysis of two analog integrated circuits has been cited as an example of suggested technique. They show that there exist optimal dimensions of integrated circuits elements by yield maximum criteria and the values of optimal dimensions of elements depend on process technology level and the requirements for integrated circuits output parameters.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Algirdas Baskys and Vitold Gobis "Technique of analog integrated circuit yield analysis", Proc. SPIE 3743, In-Line Characterization, Yield Reliability, and Failure Analyses in Microelectronic Manufacturing, (27 April 1999); https://doi.org/10.1117/12.346931
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Statistical analysis

Chemical elements

Resistors

Integrated circuits

Transistors

Analog electronics

Amplifiers

RELATED CONTENT

CURRENT source with controlled power supply voltage
Proceedings of SPIE (July 25 2013)
A low voltage CMOS low drop-out voltage regulator
Proceedings of SPIE (May 28 2009)
Monolithic Lead Salt-Silicon Focal Plane Development
Proceedings of SPIE (November 30 1983)
Algorithm Development For Neural Networks
Proceedings of SPIE (April 20 1988)

Back to Top