Optical two-step modified signed-digit addition based on binary logic gates

R. S. Fyath; Ala A. W. Alsaffar; Mohammad S. Alam

doi:10.1117/12.451663

15 November 2002 Optical two-step modified signed-digit addition based on binary logic gates

R. S. Fyath, Ala A. W. Alsaffar, Mohammad S. Alam

Proceedings Volume 4788, Photonic Devices and Algorithms for Computing IV; (2002) https://doi.org/10.1117/12.451663
Event: International Symposium on Optical Science and Technology, 2002, Seattle, WA, United States

Abstract

A new modified signed-digit (MSD) addition algorithm based on binary logic gates is proposed for parallel computing. It is shown that by encoding each of the input MSD digits and flag digits into a pair of binary bits, the number of addition steps can be reduced to two. The flag digit is introduced to characterize the next low order pair (NLOP) of the input digits in order to suppress carry propagation. The rules for two-step addition of binary coded MSD (BCMSD) numbers are formulated that can be implemented using optical shadow-casting logic system.

Citation Download Citation

R. S. Fyath, Ala A. W. Alsaffar, and Mohammad S. Alam "Optical two-step modified signed-digit addition based on binary logic gates", Proc. SPIE 4788, Photonic Devices and Algorithms for Computing IV, (15 November 2002); https://doi.org/10.1117/12.451663

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available