Paper
24 September 2010 EUV mask defect mitigation through pattern placement
John Burns, Mansoor Abbas
Author Affiliations +
Abstract
One of the challenges of EUVL is to bring EUV mask blank defect levels to zero. With uncertainty on when defect free masks may be routinely available, we explore a possibility for effectively using defective EUV mask blanks in production with a defect avoidance strategy. The key idea is to position the pattern/layout on the blank where the defects do not impact the final wafer image. Assuming that layout designs contain some non-critical areas in which defects can be safely positioned, it may be possible to align these regions with a given, small set of defect positions mapped from an imperfect mask blank. Using a few representative assortment of current-node, full-chip layout patterns we run multiple trials against real blank defect maps with various defect counts successfully. Our goal is to assess the probabilities that defect avoidance will work as a function of mask blank defect count, and by lithography layer.
© (2010) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
John Burns and Mansoor Abbas "EUV mask defect mitigation through pattern placement", Proc. SPIE 7823, Photomask Technology 2010, 782340 (24 September 2010); https://doi.org/10.1117/12.865160
Lens.org Logo
CITATIONS
Cited by 22 scholarly publications and 5 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Extreme ultraviolet

Inspection

Extreme ultraviolet lithography

Defect detection

Semiconducting wafers

Lithography

RELATED CONTENT


Back to Top