Paper
20 September 2013 New generation CMOS 2D imager evaluation and qualification for semiconductor inspection applications
Author Affiliations +
Abstract
Semiconductor fabrication process defect inspection industry is always driven by inspection resolution and through-put. With fabrication technology node advances to 2X ~1Xnm range, critical macro defect size approaches to typical CMOS camera pixel size range, therefore single pixel defect detection technology becomes more and more essential, which is fundamentally constrained by camera performance. A new evaluation model is presented here to specifically describe the camera performance for semiconductor machine vision applications, especially targeting at low image contrast high speed applications. Current mainline cameras and high-end OEM cameras are evaluated with this model. Camera performances are clearly differentiated among CMOS technology generations and vendors, which will facilitate application driven camera selection and operation optimization. The new challenges for CMOS detectors are discussed for semiconductor inspection applications.
© (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Wei Zhou and Darcy Hart "New generation CMOS 2D imager evaluation and qualification for semiconductor inspection applications", Proc. SPIE 8819, Instrumentation, Metrology, and Standards for Nanomanufacturing, Optics, and Semiconductors VII, 881907 (20 September 2013); https://doi.org/10.1117/12.2026963
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Cameras

Inspection

Semiconductors

Image resolution

Sensors

Imaging systems

CMOS technology

Back to Top