Holistic, model-based optimization of edge leveling as an enabler for lithographic focus control: application to a memory use case

T. Hasan; Y.-S. Kang; Y.-J. Kim; S.-J. Park; S.-Y. Jang; K.-Y. Hu; E. J. Koop; P. C. Hinnen; M. M. A. J. Voncken

doi:10.1117/12.2219121

22 March 2016 Holistic, model-based optimization of edge leveling as an enabler for lithographic focus control: application to a memory use case

T. Hasan, Y.-S. Kang, Y.-J. Kim, S.-J. Park, S.-Y. Jang, K.-Y. Hu, E. J. Koop, P. C. Hinnen, M. M. A. J. Voncken

Author Affiliations +

Proceedings Volume 9778, Metrology, Inspection, and Process Control for Microlithography XXX; 97783G (2016) https://doi.org/10.1117/12.2219121
Event: SPIE Advanced Lithography, 2016, San Jose, California, United States

Abstract

Advancement of the next generation technology nodes and emerging memory devices demand tighter lithographic focus control. Although the leveling performance of the latest-generation scanners is state of the art, challenges remain at the wafer edge due to large process variations. There are several customer configurable leveling control options available in ASML scanners, some of which are application specific in their scope of leveling improvement. In this paper, we assess the usability of leveling non-correctable error models to identify yield limiting edge dies. We introduce a novel dies-inspec based holistic methodology for leveling optimization to guide tool users in selecting an optimal configuration of leveling options. Significant focus gain, and consequently yield gain, can be achieved with this integrated approach. The Samsung site in Hwaseong observed an improved edge focus performance in a production of a mid-end memory product layer running on an ASML NXT 1960 system. 50% improvement in focus and a 1.5%p gain in edge yield were measured with the optimized configurations.

Citation Download Citation

T. Hasan, Y.-S. Kang, Y.-J. Kim, S.-J. Park, S.-Y. Jang, K.-Y. Hu, E. J. Koop, P. C. Hinnen, and M. M. A. J. Voncken "Holistic, model-based optimization of edge leveling as an enabler for lithographic focus control: application to a memory use case", Proc. SPIE 9778, Metrology, Inspection, and Process Control for Microlithography XXX, 97783G (22 March 2016); https://doi.org/10.1117/12.2219121

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available