# **Bibliography**

#### Chapter 1: What is Real-Time Processing?

Halang, W. A. and A. D. Stoyenko, Constructing predictable realtime systems, Kluwer Academic Publishers, Boston, 1991.

Laplante, P., Real-Time Systems Design and Analysis: An Engineer's Handbook, IEEE Press, Piscataway, NJ, 1992.

van Tilborg, A. and G.M. Koob, editors, Foundations of Real-Time Computing, vols. I, II, Kluwer Academic Publishers, Boston, 1991.

#### Chapter 2: Basic Hardware Architecture

Bartee, T. C., Computer architecture and logic design. New York: McGraw-Hill, 1991.

Dougherty, E. R., and C. R. Giardina, Mathematical Methods for Artificial Intelligence and Autonomous Systems, Prentice-Hall, Englewood Cliffs, 1988.

Hayes, J. P., Computer architecture and organization. 2nd ed. New York: McGraw-Hill, 1988, pp. 210-211.

Hill, F. J. and G. R. Peterson. *Digital systems: Hardware organization and design*, 3rd ed., New York, John Wiley & Sons, 1987.

### Chapter 3: Linear Image Processing Algorithms

Dougherty, E. R., and C. R. Giardina, *Image Processing - Continuous to Discrete*, Prentice-Hall, Englewood Cliffs, 1987.

Gonzalez, R. C., and R. E. Woods, *Digital Image Processing*, Addison-Wesley, Boston, 1992.

192 BIBLIOGRAPHY

Haralick, R. and L. Shapiro, *Machine Vision*, Addison-Wesley, Boston, 1991.

Jain, A. K., Fundamentals of Digital Image Processing, Prentice-Hall, Englewood Cliffs, 1989.

Lim, J. S., Two-Dimensional Signal and Image Processing, Prentice-Hall, Englewood Cliffs, 1990.

Pratt, W. K., *Digital Image Processing*, 2nd ed., John Wiley, New York, 1991.

Rosenfeld, A., and A. C. Kak, *Digital Picture Processing*, Academic Press, New York, 1992.

#### Chapter 4: Compression by Matrix Transforms

Brigham, E. O., The Fast Fourier Transform and its Applications, Prentice-Hall, Englewood Cliffs, 1988.

Clarke, R. J., Transform Coding of Images, Academic Press, New York, 1985.

Jones, P. W., and M. Rabbani, "Digital Image Compression," in *Digital Image Processing Methods*, ed. E. R. Dougherty, Marcel Dekker, New York, 1994.

Hsing, T. R., and A. G. Tescher, eds., Selected papers on Visual Communication Technology and Applications, SPIE Milestone Series, Vol. MS 13, SPIE Press, Bellingham, 1990.

Netravali, A. N., and B. G. Haskell, *Digital Pictures: Representation and Compression*, Plenum Press, New York, 1988.

Pennebaker, W. B., and J. L. Mitchell, *JPEG: Still Image Data Compression Standard*, Van Nostrand Reinhold, New York, 1992.

Rabbani, M., ed., Selected Papers on Image Compression, SPIE Milestone Series, Vol. MS 48, SPIE Press, Bellingham, 1992.

Rabbani, M., and P. W. Jones, *Digital Image Compression Techniques*, SPIE Press, Bellingmam, 1991.

Rao, K. R., and P. Yip, Discrete Cosine Transform: Algorithms, Advantages, Applications, Academic Press, San Diego, 1990.

#### Chapter 5: Nonlinear Image Processing Algorithms

Astola, J., and E. R. Dougherty, "Nonlinear Filters," in *Digital Image Processing Methods*, ed. E. R. Dougherty, Marcel Dekker, 1994.

Dougherty, E. R., An Introduction to Morphological Image Processing, SPIE Press, Bellingham, 1992.

Dougherty, E. R., ed., Mathematical Morphology in Image Processing, Marcel Dekker, New York, 1992.

Dougherty, E. R., and J. Astola, An Introduction to Nonlinear Image Processing, SPIE Press, Bellingham, 1994.

Giardina, C. R., and E. R. Dougherty, *Morphological Methods in Image and Signal Processing*, Prentice-Hall, Englewood Cliffs, 1988.

Pitas, I., and A. Venetsanopoulos, *Nonlinear Digital Filters*, Kluwer Academic Publishers,

Serra, J., Image Analysis and Mathematical Morphology, Academic Press, New York, 1982

Serra, J., ed., *Image Analysis and Mathematical Morphology*, Vol. 2, Academic Press, New York, 1988.

#### Chapter 6: Parallel Architectures

Duff, M. J. B., ed., Computing Structures for Image Processing, Academic Press, London, 1983.

Lawson, H. W., Parallel Processing in Industrial Real-Time Applications, Prentice-Hall, Englewood Cliffs, NJ, 1992.

Levialdi, S., ed., *Multicomputer Vision*, Academic Press, London, 1988.

Uhr, L., Preston, Jr., K., Levialdi, S., and M. J. B. Duff, eds., Evaluation of Multicomputers for Image Processing, Academic Press, New York, 1986.

Wilson, S. S., "Image-Processing Architectures," in *Digital Image Processing Methods*, ed. E. R. Dougherty, Marcel Dekker, New York, 1994.

194 BIBLIOGRAPHY

#### Chapter 7: Programming Languages

Burns, A. and A. Wellings. Real-time systems and their programming languages. New York: Addison Wesley, 1990.

Horowitz, E., Fundamentals of programming languages. 2nd ed. Rockville, MD: Computer Science Press, 1984.

Laplante, P., Real-Time Systems Design and Analysis: An Engineer's Handbook, IEEE Press, Piscataway, NJ, 1992.

#### Chapter 8: Optimization Techniques

Aho, A., Sethi R., and J. Ullman. Compilers: Principles, techniques and tools. New York: Addison Wesley, 1986.

Jain, R., The Art of Computer Systems Performance Analysis, John Wiley, New York, 1991.

Laplante, P., Real-Time Systems Design and Analysis: An Engineer's Handbook, IEEE Press, Piscataway, NJ, 1992.

## Index

Abstract data type, 145
Activity packet, 26, 28
Ada, 151
Addressing modes, 15–17
Approximate reasoning, 168–169
Arithmetic identities, 158–159
Arithmetic logic units (ALUs), 81
Assembly language (code), 12, 151–
153
Associative memory, 137–140
Asynchronous event, 2
Attributes, 148

Basic, 150
Basis, 86
Binary filters, 87–100
Binary window filters, 82
Boolean functions, 82–86
Bus, 12

C, 150-151 Cache, 22 Cache hit ratio, 22 Call-by-reference (address)\ parameter passing, 142 Call-by-value parameter passing, 142 Canonical pairs, 96 Center weighted median filters, 103 Central processing unit. See CPU CISC (complex instruction set computers), 21–22 Class definitions, 148 Clutter, 88 CMOS, 18-19 Common subexpression elimination, 160–161 Compass gradient, 48, 51 Compass mask, 48, 51 Compression, 8, 9, 59-80 Compute-bound computations, 25 Computer architecture classification,

12, 19-21

Constant folding, 159–160

Associative memory

Convolution pipeline, 120

Convolution algorithm, 52-58

Content-addressable memory. See

Convolution, 29–31, 129–131 Coprocessors, 18 CPU, 11, 20–21 CPU utilization, 5, 6, 155–156

Dataflow architectures, 26-28, 121, 122 Decoding, 13 Decompression. See Compression Deterministic systems, 3 Digital image, 29 Digital signal convolution, 56 Dilation, 86, 131 Direct addressing mode, 15-16 Direct memory access (DMA), 18 Discrete convolution, 31 Discrete cosine transform, 72–79 Discrete Fourier transform, 67–73 Disjunctive normal form, 83 Dithering, 8 Double indirect addressing mode, 17 Dynamic memory allocation, 144 Dynamic priority systems, 4

Edge filters, 45
EEPROM, 19
Embedded systems, 2
Enabled state, 26
Encapsulation, 148
Erosion, 84–86, 131
Event, 2
Event determinism, 3
Exception handling, 145–146
Execute, 13
Execution time, 156–157

Fast Fourier transform, 67–72
Fast Hadamard transform, 66
Fetching, 12
Firm real-time systems, 2
Fixed priority systems, 4
Fixed rate systems, 3
Flat dilation, 109
Flat erosion, 109
Flat morphological filters, 100
Floating-point number, 81
Fortran, 149

196 INDEX

Global variables, 143
Gradient edge detection, 45-50
Granulometric filters, 111-117
Granulometric size distribution, 114
Granulometry, 114
Gray-scale moving median filters, 100-103

Hadamard transform, 60-67 Hard real-time systems, 2 Hit-or-miss transform, 96-102 Hybrid systems, 5 Hypercube processors, 137

Immediate addressing mode, 15 Implied addressing mode, 15 Imprecise computation, 168-169 Increasing binary filters, 87-97 Increasing (positive) Boolean function, 83-97 Indirect addressing mode, 15–16 Information hiding, 148 Inheritance, 148 Input/output (I/O), 18 Input/output processors, 20 Instruction modes. See Addressing modes Interrupt, 13-14 Interrupt controller, 15 Interrupt latency, 2 Interrupt register, 13 Interrupt vector, 13

JPEG (Joint Photographic Expert Group), 74, 78

Karnaugh-map reduction, 83

Linear array (vector) processors, 133–136
Linear edge detection, 45–50
Linear granulometries, 114
Linear image processing, 29–58
Linear matched filtersing, 48–54
Linear noise suppression, 31–44
Locality-of-reference, 22
Logic analyzer, 156
Look-up tables, 167–168
Loop invariant elimination, 162
Loop invariant removal, 161
Loop jamming, 163–164
Loop unrolling, 162–163

Lossless compression, 59 Lossy compression, 59

Macroinstructions, 12 Mask register, 13, 138 Matched filtersing, 48–54, 98–103 Matrix multiplication, 121-133 Matrix transforms, 59-80 McCalla minterm-ring algorithm, 83 Median filters, 100–110 Memory caching, 22 Memory optimization, 169-170 Memory storage, 56 Memory-mapped I/O, 18 Mesh processors, 137 Microcontroller, 22 Microinstructions, 12 Microprogram, 12 MIMD (multiple instruction, multiple data stream) processors, 25–28 Minimal representation, 84 Minimum, 138, 140 Minterm, 83 MISD (multiple instruction, single data) computers, 23-25 Morphological gradient, 110-113 Morphological pattern spectrum, 114 Moving median, 88 Moving minimum, 109 Moving-average restoration, 31, 33-44 MPEG (Motion Picture Engineers' Expert Group), 77 Multimedia computing, 7 Multiprocessing, 4, 20 Multitasking, 4

NMOS, 19 Noise suppression, 100–103 Nonincreasing binary filters, 97–103 Nonlinear edge detection, 110–113 Nonlinear image processing, 81–117 Nonlinear noise suppression, 87–98

Object-oriented programming languages, 148-149
Opening, 87-90
Optimization, 155-170

Parallel architectures, 119–140 Parallel CPU systems, 20 Parallel thinning, 97, 99 Parameter passing, 142–143 Parnas partitioning, 146–147 Partitioning, 146–147 Pascal, 150 Pipeline flushing, 24 Pipelining, 23–24, 119–121 Preemptive priority systems, 4 Prewitt gradient masks, 45–46 Programmed I/O, 18 PROM, 19 Pruners, 97–98

Quadtree compression, 77, 80 Quine-McCluskey method, 83

**RAM**, 18 Rate-monotonic systems, 5 Reactive real-time systems, 2 Ready state, 26 Real-time processing, 1-9 Real-time systems, definition of, 1 Recursion, 143-144 Reduction in strength, 160 Register direct addressing modes, 17 Register indirect addressing mode, 17 Response store, 138 Response time, 1 RISC architectures, 21 Roberts gradient, 121, 122 ROM, 18-19 Round-robin systems, 4

Scaled numbers, 165-167
Secondary storage devices, 11
Segment, 23
Sequency coefficients, 65
SIMD (single instruction, multiple data stream) processors, 25, 133-137
SISD (single instruction stream, single data stream) computer

architecture, 19-23

Smoothing, 31–32
Sobel masks, 46
Soft real-time systems, 2
Sporadic systems, 3
Stack filters, 100, 104, 110
Stage, 23
Starvation, 4
Status register, 13
Strong-neighbor mask, 91
Structuring element, 84, 100
Synchronous event, 2
Systolic array processors, 121–131

Templates, 26
Temporal determinism, 3
Text restoration, 87–95, 99
Threshold decomposition, 103–110
Threshold method, 63, 65
Time-loading, 5
Time-overloading, 5
Tokens, 26–27
Transform coding, 59–60
Transputers, 28
Typing, 144–145

#### UVPROM, 19

Video dithering, 8 Virtual reality, 9 von Neumann architectures, 11–19 von Neumann bottleneck, 13, 21, 23

Waiting state, 26
Wavefront array processors, 25, 132–
133
Weighted median filters, 103
Window logic, 81
Windowed convolution, 30, 48

Zonal method, 63



Edward R. Dougherty is a professor at the Center for Imaging Science of the Rochester Institute of Technology and also serves as an industrial consultant. He holds an M.S. in computer science from Stevens Institute of Technology and a Ph.D. in mathematics from Rutgers University. He has written numerous professional papers on image processing and has authored/co-authored eight books, including the present SPIE tutorial text and two other SPIE tutorial texts, An Introduction to Nonlinear Image Processing (with Jaakko Astola) and An Introduction to Morphological Image Processing. He has also edited two books in the Marcel Dekker Optical Engineering Series: Mathematical Morphology in Image Processing and

Digital Image Processing Methods. He is currently the editor of the SPIE/IS&T Journal of Electronic Imaging, serves as associate editor for the journals of Mathematical Imaging and Vision and Real-Time Imaging, serves as chair of the SPIE Working Group on Electronic Imaging, serves as chair for two SPIE conferences, Image Algebra and Morphological Image Processing and Nonlinear Image Processing, and regularly teaches conference short courses in morphological, nonlinear, and real-time imaging.



Phillip A. Laplante (Senior Member, IEEE) received a B.S. degree, an M.Eng., and a Ph.D. in Computer Science, Electrical Engineering, and Computer Science, respectively, from the Stevens Institute of Technology. He is currently an Associate Professor and Chair in the Department of Mathematics and Computer Science at Fairleigh Dickinson University (Madison, New Jersey) and a visiting researcher at the Real-Time Systems Laboratory at New Jersey Institute of Technology. Dr. Laplante's interests are in image processing, real-time systems, and real-time image processing, including virtual reality. He has authored over three dozen technical papers and six books. He is the founding co-editor-in-chief of

the new journal, *Real-Time Imaging*. Dr. Laplante is a licensed Professional Engineer in the State of New Jersey, a member of ACM, SPIE, and the IEEE Press Editorial Board.