

PROCEEDINGS OF SPIE

Design for Manufacturability through Design-Process Integration III

Vivek K. Singh
Michael L. Rieger
Editors

26–27 February 2009
San Jose, California, United States

Sponsored by
SPIE

Cooperating Organization
SEMATECH Inc. (United States)

Published by
SPIE

Volume 7275

Proceedings of SPIE, 0277-786X, v. 7275

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in *Design for Manufacturability through Design-Process Integration III*, edited by Vivek K. Singh, Michael L. Rieger, Proceedings of SPIE Vol. 7275 (SPIE, Bellingham, WA, 2009) Article CID Number.

ISSN 0277-786X
ISBN 9780819475282

Published by

SPIE

P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445
SPIE.org

Copyright © 2009, Society of Photo-Optical Instrumentation Engineers

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/09/\$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.

SPIE 
Digital Library

SPIDigitalLibrary.org

Paper Numbering: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages. Numbers in the index correspond to the last two digits of the six-digit CID number.

Contents

ix	<i>Symposium Committees</i>
xi	<i>Conference Committee</i>

VARIABILITY

7275 05	Hierarchical modeling of spatial variability with a 45nm example [7275-04] K. Qian, B. Nikolić, C. J. Spanos, Univ. of California, Berkeley (United States)
7275 06	Layout electrical cooptimization for increased tolerance to process variations [7275-37] L. Riviere-Cazaux, Freescale Semiconductor, Inc. (United States); P. Hurat, B. Kasthuri, L. Layton, N. Verghese, Cadence Design Systems, Inc. (United States)
7275 07	Tiny footprint programmable electrical defocus monitors [7275-06] W. Poppe, P. Au, D. Jayasuriya, J. Rubinstein, A. R. Neureuther, Univ. of California, Berkeley (United States)
7275 09	The nebulous hotspot and algorithm variability [7275-09] A. K. K. Wong, Magma Design Automation, Inc. (United States); E. Y. Lam, The Univ. of Hong Kong (Hong Kong, China)

DESIGN RULES FOR MANUFACTURABILITY

7275 0A	Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond [7275-10] L. Liebmann, IBM Microelectronics (United States); L. Pileggi, PDF Solutions (United States); J. Hibbeler, IBM Microelectronics (United States); V. Rovner, T. Jhaveri, PDF Solutions (United States); G. Northrop, IBM Microelectronics (United States)
7275 0B	Illustration of illumination effects on proximity, focus spillover, and design rules [7275-11] L. T.-N. Wang, A. Yeh, L. Kem, A. R. Neureuther, Univ. of California, Berkeley (United States)
7275 0C	2D design rule and layout analysis using novel large-area first-principles-based simulation flow incorporating lithographic and stress effects [7275-12] S. L. Prins, J. Blatchford, O. Olubuyide, D. Riley, S. Chang, Q.-Z. Hong, T. S. Kim, Texas Instruments, Inc. (United States); R. Borges, L. Lin, Synopsys, Inc. (United States)
7275 0D	Exploration of complex metal 2D design rules using inverse lithography [7275-13] S. Chang, J. Blatchford, S. Prins, S. Jessen, Texas Instruments, Inc. (United States); T. Dam, G. Xiao, L. Pang, B. Gleason, Luminescent Technologies, Inc. (United States)

VARIATION AWARE DESIGN I

- 7275 0E **Compensating non-optical effects using electrically driven optical proximity correction** [7275-15]
S. Banerjee, The Univ. of Texas at Austin (United States); K. B. Agarwal, IBM Research (United States); J. A. Culp, P. Elakkumanan, L. W. Liebmann, IBM Microelectronics (United States); M. Orshansky, The Univ. of Texas at Austin (United States)
- 7275 0G **Impact of lithography variability on analog circuit behavior** [7275-17]
C. Proglar, Photonics Inc. (United States); B. Banerjee, M. F. Haniff, T. Mahzabeen, The Univ. of Texas at Dallas (United States)
- 7275 0H **Design specific variation in pattern transfer by via/contact etch process: full-chip analysis** [7275-18]
V. Sukharev, A. Markosian, A. Kteyan, L. Manukyan, N. Khachatryan, J.-H. Choy, H. Lazaryan, H. Hovsepyan, Mentor Graphics Corp. (United States); S. Onoue, T. Kikuchi, Toshiba Corp. (Japan); T. Kamigaki, Toshiba Corp. Semiconductor Co. (Japan)

VARIATION AWARE DESIGN II

- 7275 0J **Interval-value based circuit simulation for statistical circuit design** [7275-20]
Q. Y. Tang, C. J. Spanos, Univ. of California, Berkeley (United States)
- 7275 0K **Variations in timing and leakage power of 45nm library cells due to lithography and stress effects** [7275-21]
K. Sadra, M. Terry, A. Rajagopal, R. A. Soper, D. Kolarik, T. Aton, B. Hornung, R. Khamankar, Texas Instruments, Inc. (United States); P. Hurat, B. Kasthuri, Y. Ran, N. Verghese, Cadence Design Systems, Inc. (United States)
- 7275 0L **Parameter-specific electronic measurement and analysis of sources of variation using ring oscillators** [7275-22]
L. T.-N. Wang, Univ. of California, Berkeley (United States); L.-T. Pang, Univ. of California, Berkeley (United States) and IBM T. J. Watson Research Ctr. (United States); A. R. Neureuther, B. Nikolić, Univ. of California, Berkeley (United States)
- 7275 0M **Manufacturing system based on tolerance deduced from design intention** [7275-23]
S. Kyoh, S. Maeda, S. Kobayashi, S. Inoue, Toshiba Corp. Semiconductor Co. (Japan)

DFM FOR FUTURE NODES

- 7275 0N **Directional 2D functions as models for fast layout pattern transfer verification** [7275-24]
J. A. Torres, M. Hofmann, O. Otto, Mentor Graphics Corp. (United States)
- 7275 0O **Algorithm for determining printability and colouring of a target layout for double patterning** [7275-27]
J. Ghan, Univ. of California, Berkeley (United States); A. Sezginer, Cadence Design Systems, Inc. (United States)

POSTER SESSION

- 7275 OP **Score-based fixing guidance generation with accurate hot-spot detection method** [7275-26]
Y.-H. Park, SAMSUNG Electronics Co., Ltd. (Korea, Republic of) and Sungkyunkwan Univ. (Korea, Republic of); D.-H. Kim, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); J.-H. Choi, Synopsys Korea, Inc. (Korea, Republic of); J.-S. Hong, C.-H. Park, S.-H. Lee, M.-H. Yoo, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); J.-D. Cho, Sungkyunkwan Univ. (Korea, Republic of)
- 7275 OQ **Verification of extraction repeating pattern efficiency from many actual device data** [7275-28]
M. Shoji, T. Inoue, M. Yamabe, Association of Super-Advanced Electronics Technologies (Japan)
- 7275 OR **Design ranking and analysis methodology for standard cells and full chip physical optimization** [7275-29]
Y. Vaserman, E. Shauly, Tower Semiconductor (Israel)
- 7275 OS **Practical implementation of via and wire optimization at the SoC level** [7275-30]
C.-M. Yuan, G. Assad, B. Jarvis, M. Olivares, L. Riviere Cazaux, P. Sharma, J. Subramanian, M. Thompson, K. Wu, Freescale Semiconductor, Inc. (United States)
- 7275 OT **Test structures for 40 nm design rule evaluation** [7275-31]
J. Ho, Y. Wang, Xilinx, Inc. (United States); B. Lin, Cymer Southeast Asia, Ltd. (Taiwan)
- 7275 OU **Computational requirements for OPC** [7275-32]
C. Spence, S. Goad, Advanced Micro Devices, Inc. (United States)
- 7275 OV **Hotspot management for spacer patterning technology with die-to-database wafer inspection system** [7275-33]
Y. Hagio, I. Nagahama, Y. Matsuoka, H. Mukai, K. Hashimoto, Toshiba Corp. Semiconductor Co. (Japan)
- 7275 OW **Source-mask selection using computational lithography incorporating physical resist models** [7275-34]
S. Kapasi, S. Robertson, J. Biafore, M. D. Smith, KLA-Tencor Corp. (United States)
- 7275 OX **Application of pixel-based mask optimization technique for high transmission attenuated PSM** [7275-35]
K. Sakajiri, A. Trichkov, Y. Granik, Mentor Graphics Corp. (United States); E. Hendrickx, G. Vandenberghe, IMEC vzw (Belgium); M. Kempself, G. Fenger, Mentor Graphics Corp. (United States); K. Boehm, T. Scheruebl, Carl Zeis SMS (Germany)
- 7275 OY **Transistor layout configuration effect on actual gate LER** [7275-36]
G. Ayal, Tower Semiconductor Ltd. (Israel) and Tel-Aviv Univ. (Israel); E. Shauly, I. Rotshtein, Tower Semiconductor Ltd. (Israel); O. Menadeva, A. Siany, R. Peltinov, Applied Materials, Inc. (Israel); Y. Shacham-Diamand, Tel-Aviv Univ. (Israel)

- 7275 0Z **The PIXBAR OPC for contact-hole pattern in sub-70-nm generation** [7275-38]
K. Chen, C. Liao, S. Chen, T. Wey, P. Cheng, Nanya Technology Corp. (Taiwan); P. Chou, J. Schacht, Mentor Graphics Taiwan (Taiwan); D. Chou, S. Jayaram, Mentor Graphics Corp. (United States)
- 7275 11 **Computational technology scaling from 32 nm to 28 and 22 nm through systematic layout printability verification** [7275-44]
J. P. Cain, L. Capodiecì, Advanced Micro Devices (United States)
- 7275 13 **Variability aware interconnect timing models for double patterning** [7275-46]
E. Y. Chin, A. R. Neureuther, Univ. of California, Berkeley (United States)
- 7275 14 **Design-overlay interactions in metal double patterning** [7275-47]
R. S. Ghaida, P. Gupta, Univ. of California, Los Angeles (United States)
- 7275 15 **Detecting context sensitive hot spots in standard cell libraries** [7275-49]
J.-Y. Wu, Univ. of California, Santa Barbara (United States); F. G. Pikus, A. Torres, Mentor Graphics Corp. (United States); M. Marek-Sadowska, Univ. of California, Santa Barbara (United States)
- 7275 16 **Clustering and pattern matching for an automatic hotspot classification and detection system** [7275-50]
J. Ghan, N. Ma, S. Mishra, C. Spanos, K. Poola, Univ. of California, Berkeley (United States); N. Rodriguez, L. Capodiecì, Advanced Micro Devices (United States)
- 7275 17 **Developing DRC plus rules through 2D pattern extraction and clustering techniques** [7275-52]
V. Dai, L. Capodiecì, J. Yang, N. Rodriguez, Advanced Micro Devices (United States)
- 7275 18 **Electrical impact of line-edge roughness on sub-45nm node standard cell** [7275-53]
Y. Ban, The Univ. of Texas at Austin (United States); S. Sundareswaran, R. Panda, Freescale Semiconductor, Inc. (United States); D. Z. Pan, The Univ. of Texas at Austin (United States)
- 7275 19 **Full flow for transistor simulation based on edge-contour extraction and advanced SPICE simulation** [7275-54]
E. Shauly, Tower Semiconductor (Israel); A. Torres, L. Friedrich, Mentor Graphics Corp. (United States); M. Cohen-Yasour, Tower Semiconductor (Israel); O. Menadeva, Applied Materials, Inc. (Israel); F. Pikus, Mentor Graphics Corp. (United States)
- 7275 1A **Circuit-topology driven OPC for increased performance/yield ratio** [7275-55]
E. Pierzchala, F. Pikus, J. A. Torres, Mentor Graphics Corp. (United States)
- 7275 1B **Systematic study of the impact of curved active and poly contours on transistor performance** [7275-56]
V. Moroz, M. Choi, X.-W. Lin, Synopsys, Inc. (United States)
- 7275 1C **Lithography aware statistical context characterization of 40nm logic cells** [7275-57]
M. E. Rubin, Synopsys, Inc. (United States); N. Kobayashi, T. Yanagihara, NEC Electronics (Japan)

- 7275 1E **Implementing self-aligned double patterning on non-gridded design layouts** [7275-59]
H. Dai, Applied Materials, Inc. (United States); J. Sweis, Cadence Design Systems, Inc. (United States); C. Bencher, Y. Chen, J. Shu, X. Xu, C. Ngai, Applied Materials, Inc. (United States); J. Huckabay, M. Weling, Cadence Design Systems, Inc. (United States)
- 7275 1F **High-precision contouring from SEM image in 32-nm lithography and beyond** [7275-60]
H. Shindo, A. Sugiyama, H. Komuro, Y. Hojo, R. Matsuoka, Hitachi High-Technologies Corp. (Japan); J. L. Sturtevant, T. Do, I. Kusnadi, G. Fenger, Mentor Graphics Corp. (United States); P. De Bisschop, J. Van de Kerkhove, IMEC vzw (Belgium)
- 7275 1G **Uniformity-aware standard cell design with accurate shape control** [7275-62]
H. Zhang, M. D. F. Wong, Univ. of Illinois at Urbana-Champaign (United States); K.-Y. Chao, Intel Corp. (United States); L. Deng, Broadcom Corp. (United States); S.-H. Choi, SAMSUNG Corp. (Korea, Republic of)
- 7275 1H **Contour-based optical proximity correction** [7275-66]
B. Zhou, L. Zhu, Y. Zhang, Y. Gu, Grace Semiconductor Manufacturing Corp. (China); X. Kang, Mentor Graphics Corp. (China)
- 7275 1I **Model-based adaptive fragmentation** [7275-67]
D. Liu, C. H. Li, Semiconductor Manufacturing International Corp. (China); X. H. Kang, Mentor Graphics Corp. (China)
- 7275 1J **Process variation aware OPC modeling for leading edge technology nodes** [7275-68]
Q. Zhang, E. Croffie, Y. Fan, J. Li, K. Lucas, B. Falch, L. Melvin, Synopsys, Inc. (United States)
- 7275 1K **Large-scale double-patterning compliant layouts for DP engine and design rule development** [7275-69]
C. Cork, Synopsys SARL (France); K. Lucas, Synopsys, Inc. (United States); J. Hapli, Synopsys Canada (Canada); H. Raffard, Synopsys SARL (France); L. Barnes, Synopsys Technology Park (United States)
- 7275 1L **Statistical approach to design DRAM bitcell considering overlay errors** [7275-70]
Y.-J. Pyo, D.-W. Kim, J.-K. Park, J.-S. Doh, H.-J. Kang, J.-S. Hong, C.-H. Park, S.-H. Lee, M.-H. Yoo, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
- 7275 1M **Enhanced layout optimization of sub-45nm standard: memory cells and its effects** [7275-71]
S. W. Paek, D. H. Jang, J. H. Park, N. Ha, B.-M. Kim, H. S. Won, K.-M. Choi, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); K.-K. Lin, Chartered Semiconductor Manufacturing, Inc. (United States); S. Klaver, S. Malik, M. Oostindie, F. Driessen, Takumi Technology Corp. (United States)
- 7275 1N **Integration of mask and silicon metrology in DFM** [7275-72]
R. Matsuoka, H. Mito, A. Sugiyama, Hitachi High-Technologies Corp. (Japan); Y. Toyoda, Hitachi, Ltd. (Japan)
- 7275 1O **Implementing a framework to generate a unified OPC database from different EDA vendors for 45nm and beyond** [7275-73]
S. A. Abdelwahed, M. Al-Iman, R. Fathy, N. Hindawy, Mentor Graphics Corp. (Egypt); J. Schacht, R. Shen, Mentor Graphics Corp. (Taiwan); C. W. Huang, P. R. Tsai, T. H. Wu, C. H. Yang, United Microelectronics Corp. (Taiwan)

- 7275 1P **Timing-aware metal fill for optimized timing impact and uniformity** [7275-74]
U. Katakamsetty, C. Hui, Chartered Semiconductor Manufacturing, Ltd. (Singapore);
L.-D. Huang, L. Weng, P. Wu, Magma Design Automation (Taiwan)
- 7275 1Q **Process variability band analysis for quantitative optimization of exposure conditions**
[7275-75]
J. L. Sturtevant, S. Jayaram, L. Hong, Mentor Graphics Corp. (United States)
- 7275 1R **Hotspot detection and design recommendation using silicon calibrated CMP model**
[7275-76]
C. Hui, X. B. Wang, H. Huang, U. Katakamsetty, Chartered Semiconductor Manufacturing,
Ltd. (Singapore); L. Economikos, M. Fayaz, S. Greco, X. Hua, IBM (United States); S. Jayathi,
C.-M. Yuan, Freescale Semiconductor, Inc. (United States); S. Li, V. Mehrotra, K. H. Chen,
T. Gbondo-Tugbawa, T. Smith, Cadence Design Systems, Inc. (United States)
- 7275 1S **Convergent automated chip level lithography checking and fixing at 45nm** [7275-77]
V. Perez, S. F. Quek, S. Yeo, C. Hui, K. K. Lin, W. Ng, Chartered Semiconductor Manufacturing,
Ltd. (Singapore); M. Cote, B. Kasthuri, P. Hurat, Cadence Design Systems, Inc. (United States);
M. A. Thompson, C.-M. Yuan, P. Sharma, Freescale Semiconductor, Inc. (United States)
- 7275 1T **Modeling and simulation of transistor performance shift under pattern-dependent RTA
process** [7275-78]
Y. Ye, Arizona State Univ. (United States); F. Liu, IBM Austin Research Lab. (United States);
Y. Cao, Arizona State Univ. (United States)

Author Index

Symposium Committees

Symposium Chair

Christopher J. Progler, Photronics, Inc. (United States)

Symposium Cochair

Donis G. Flagello, Nikon Corporation of America (United States)

Technical Organizing Committees

Executive Committee

John A. Allgair, SEMATECH Inc. (United States) and Advanced Micro Devices, Inc. (United States)

Mircea V. Dusa, ASML MaskTools, Inc. (United States)

Donis G. Flagello, Nikon Corporation of America (United States)

Clifford L. Henderson, Georgia Institute of Technology (United States)

Bruno La Fontaine, Advanced Micro Devices, Inc. (United States)

Harry J. Levinson, Advanced Micro Devices, Inc. (United States)

Christopher J. Progler, Photronics, Inc. (United States)

Christopher J. Raymond, Nanometrics, Inc. (United States)

Michael L. Rieger, Synopsys, Inc. (United States)

Franklin M. Schellenberg, Mentor Graphics Corporation (United States)

Vivek K. Singh, Intel Corporation (United States)

Advisory Committee

Robert D. Allen, IBM Almaden Research Center (United States)

William H. Arnold, ASML US Inc. (United States)

Timothy A. Brunner, IBM Thomas J. Watson Research Center (United States)

Ralph R. Dammel, AZ Electronic Materials USA Corporation (United States)

Roxann L. Engelstad, University of Wisconsin, Madison (United States)

Roderick R. Kunz, MIT Lincoln Laboratory (United States)

Harry J. Levinson, Advanced Micro Devices, Inc. (United States)

Burn Lin, Taiwan Semiconductor Manufacturing Company, Ltd. (Taiwan)

Chris A. Mack, LithoGuru.com (United States)

Victor Pol, Freescale Semiconductor, Inc. (United States)

Michael T. Postek, National Institute of Standards and Technology
(United States)
Luc Van den Hove, IMEC vzw (Belgium)
C. Grant Willson, The University of Texas at Austin (United States)
Anthony Yen, Taiwan Semiconductor Manufacturing Company,
Ltd. (Taiwan)

Conference Committee

Conference Chair

Vivek K. Singh, Intel Corporation (United States)

Conference Cochair

Michael L. Rieger, Synopsys, Inc. (United States)

Program Committee

Juan Antonio Carballo, IBM Venture Capital Group (United States) and
Argon Venture Partners (United States)

Lars W. Liebmann, IBM Microelectronics (United States)

Mark E. Mason, Texas Instruments, Inc. (United States)

John L. Sturtevant, Mentor Graphics Corporation (United States)

Jörg Thiele, Qimonda AG (Germany)

Alfred K. K. Wong, Magma Design Automation, Inc. (United States)

Session Chairs

- 1 Keynote Session on DFM for Scalability
Vivek K. Singh, Intel Corporation (United States)
Michael L. Rieger, Synopsys, Inc. (United States)
- 2 Variability
John L. Sturtevant, Mentor Graphics Corporation (United States)
Michael L. Rieger, Synopsys, Inc. (United States)
- 3 Design Rules for Manufacturability
Lars W. Liebmann, IBM Microelectronics (United States)
- 4 Variation Aware Design I
Juan Antonio Carballo, IBM Venture Capital Group (United States) and
Argon Venture Partners (United States)
- 5 Variation Aware Design II
Mark E. Mason, Texas Instruments, Inc. (United States)
- 6 DFM for Future Nodes
Michael L. Rieger, Synopsys, Inc. (United States)

