Physically Unclonable Functions have gained significant attention in recent years for their ability to address hardware security concerns. This work presents a method to implement ring oscillator-based PUF on the FPGA platform. Specifically, an 11-order oscillation ring is configured by cascading inverters, exploiting the little variations in the FPGA manufacturing process to generate unpredictable, random output. To evaluate the proposed structure, experiments were conducted using the Xilinx Kintex-7 FPGA chip. The experimental results demonstrate that the designed RO-PUF exhibits a uniformity of 47.30%, uniqueness of 47.46%, and reliability of 97.07%. It possesses several advantages, including ease of implementation, minimal resource utilization, and the elimination of manual layout and routing requirements.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.