Paper
12 March 2021 Large array EMCCD driving circuit design
Author Affiliations +
Proceedings Volume 11763, Seventh Symposium on Novel Photoelectronic Detection Technology and Applications; 117631K (2021) https://doi.org/10.1117/12.2586286
Event: Seventh Symposium on Novel Photoelectronic Detection Technology and Application 2020, 2020, Kunming, China
Abstract
Large-array EMCCD requires a complex and large number of drive signals. To solve this problem, this paper designs a large-array EMCCD drive circuit system, which uses large-scale integrated circuit FPGA to generate EMCCD’s timing signal, multiplication signal and DC bias signal, using Verilog language for hardware description, and using the integrated AD chip to sample the analog output signal of EMCCD. Then use the idea of "ping-pong" operation to control DDR3 to complete the splicing of multi-channel digital images. Finally, based on the KAE-02150 EMCCD chip produced by ON Semi, the design of a large-area internal line transfer EMCCD camera was realized.
© (2021) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Haiqi Zhu, Qian Chen, Weiji He, Guohua Gu, Wenwen Zhang, and Caiyong Wu "Large array EMCCD driving circuit design", Proc. SPIE 11763, Seventh Symposium on Novel Photoelectronic Detection Technology and Applications, 117631K (12 March 2021); https://doi.org/10.1117/12.2586286
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
Back to Top