Fault avoidance for optical logic arrays and regular free-space interconnects

Miles J. Murdocca

doi:10.1117/12.18054

1 July 1990 Fault avoidance for optical logic arrays and regular free-space interconnects

Miles J. Murdocca

Proceedings Volume 1215, Digital Optical Computing II; (1990) https://doi.org/10.1117/12.18054
Event: OE/LASE '90, 1990, Los Angeles, CA, United States

Abstract

An optical computing model is described that makes use of arrays of optical logic gates interconnected in free space with regular connection patterns. An advantage of this approach is that interconnection complexity is moved to free space which is virtually free of faults. A cost of this approach is that the regular interconnection patterns restrict connectivity to the extent that a number of logic gates are inaccessible. Methods are described for moving the operational, inaccessible logic gates into the positions of faulty logic gates. The result is that the effective yields of optical logic arrays are increased and device processing tolerances are relaxed.

Citation Download Citation

Miles J. Murdocca "Fault avoidance for optical logic arrays and regular free-space interconnects", Proc. SPIE 1215, Digital Optical Computing II, (1 July 1990); https://doi.org/10.1117/12.18054

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available