Paper
26 May 2023 Design and implementation of 4K ultra HD video recording and playback system based on HI3531D
Fanchang Zeng
Author Affiliations +
Proceedings Volume 12700, International Conference on Electronic Information Engineering and Data Processing (EIEDP 2023); 127003Q (2023) https://doi.org/10.1117/12.2682429
Event: International Conference on Electronic Information Engineering and Data Processing (EIEDP 2023), 2023, Nanchang, China
Abstract
In order to meet the requirements for 4K ultra high-definition video recording, storage and playback, as well as the need for long-term capture and recording of screen information of the operating terminal in important control scenarios such as shipborne, on-board and airborne, it is convenient for post event technical analysis, service quality assessment, drill rehearsal and operation accident liability determination. The domestic video codec processor Hisilicon HI3531D is studied. A video recording and playback system supporting 4K video capture and H.264/H.265 codec is designed and implemented. The compression algorithm of H.264/H.265 coding standard is used to realize the compression, storage and functions of video data. Single channel codec 3840x2160@30fps resolution can reach 17.6Mbps, the codec system delay can reach 110ms in JARI Works OS, and the dual redundant Ethernet switching time can reach 23.5ms.
© (2023) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Fanchang Zeng "Design and implementation of 4K ultra HD video recording and playback system based on HI3531D", Proc. SPIE 12700, International Conference on Electronic Information Engineering and Data Processing (EIEDP 2023), 127003Q (26 May 2023); https://doi.org/10.1117/12.2682429
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Video

Video coding

Video compression

Video processing

Design and modelling

Interfaces

Field programmable gate arrays

Back to Top