Paper
1 May 1994 Effect of resist processes on dimensional control of submicron polysilicon gate structures
Brian Martin, Graham G. Arthur
Author Affiliations +
Abstract
Conventional resist, without and with an underlying anti-reflective coating, and a dyed resist are used to calibrate the sub-micron dimensional control across a 6 inch diameter wafer coated with LPCVD polysilicon, as used in the manufacture of advanced CMOS devices by i-line technology. Results are referenced to the dimensional control measured for the same resist process on bare silicon test wafers. The effect of variable substrate reflectivity, with respect to the different resist processes, is thus assessed. Intra-field dimensional control over typical circuit topography is also measured for the same resist processes. Results are related to the amplitude of the linewidth vs resist thickness functions of the appropriate process that are derived from simulations using the SOLID modeling package.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Brian Martin and Graham G. Arthur "Effect of resist processes on dimensional control of submicron polysilicon gate structures", Proc. SPIE 2196, Integrated Circuit Metrology, Inspection, and Process Control VIII, (1 May 1994); https://doi.org/10.1117/12.174157
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photoresist processing

Process control

Semiconducting wafers

Antireflective coatings

Calibration

CMOS devices

CMOS technology

Back to Top