Paper
2 September 1997 Computer simulation for estimation of dislocation multiplication due to gravitational stress: challenges and opportunities toward slip-free 300-mm-diameter silicon wafers for ultralarge-scale integr
Hirofumi Shimizu, Seiichi Isomae, Kyoko Minowa, Tomomi Satoh
Author Affiliations +
Abstract
Considering the coming 300-mm-dia Si wafer era (beyond 0.25 - 0.18 micrometers design rule in MOS devices), occurrence of slip dislocations along <110> directions due to gravitational stress at supporting jigs is still one of the biggest crucial issues in manufacturing ultra-large-scale- integration circuits. This paper describes how to predict slip dislocation onset under gravitational stress upon heat- treating 300-mm-dia wafers. Gravitational stresses for 300- mm-dia wafers are computed using finite element method (COSMOS/M (SRAC Co.)) and converted to resolved shear stresses in {111} slip planes and <110> slip directions. Individual critical stress curves are independently obtained as a function of microdefect density on the basis of formerly proposed thermoelastic model. By comparing both results, conditions to suppress a collective thermoelastic model. By comparing both results, conditions to suppress a collective motion of dislocation due to both the gravitational stress and thermal stress in heat cycles are obtained and also as predictable in wafers larger than 300 mm in diameter. Concurrently, gravitational-stress- induced-dislocations were found to be running [110] direction on (111) or (--111) plane with length of 4 - 5 cm and analyzed to be 60 degree(s)-type in character, terminating at surface in screw-type.
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hirofumi Shimizu, Seiichi Isomae, Kyoko Minowa, and Tomomi Satoh "Computer simulation for estimation of dislocation multiplication due to gravitational stress: challenges and opportunities toward slip-free 300-mm-diameter silicon wafers for ultralarge-scale integr", Proc. SPIE 3215, In-Line Characterization Techniques for Performance and Yield Enhancement in Microelectronic Manufacturing, (2 September 1997); https://doi.org/10.1117/12.284678
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Semiconducting wafers

Silicon

Finite element methods

X-rays

Computer simulations

Crystals

Heat treatments

RELATED CONTENT


Back to Top