PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
In this paper we describe the development of a CMOS VLSI backplane for use with micromachined silicon nitride membrane mirrors. The backplane consists of an array of 4096 pixels which are addressed by a 6-bit row decoder. Data enters the chip as a 64-bit logic word at standard CMOS 0-5V levels and is converted to 0-50V at the pixel level by an optimized cascade voltage switch logic circuit.
Kris Seunarine,Ian Underwood,Stephen C. Graham,David G. Vass,M. I. Newsam,J. Tom M. Stevenson,Alan M. Gundlach, andR. J. Woodburn
"64x64 smart pixel array for deformable membrane devices", Proc. SPIE 3990, Smart Structures and Materials 2000: Smart Electronics and MEMS, (21 June 2000); https://doi.org/10.1117/12.388908
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
Kris Seunarine, Ian Underwood, Stephen C. Graham, David G. Vass, M. I. Newsam, J. Tom M. Stevenson, Alan M. Gundlach, R. J. Woodburn, "64x64 smart pixel array for deformable membrane devices," Proc. SPIE 3990, Smart Structures and Materials 2000: Smart Electronics and MEMS, (21 June 2000); https://doi.org/10.1117/12.388908