Parallel pipeline networking and signal processing with field-programmable gate arrays (FPGAs) and VCSEL-MSM smart pixels

C. B. Kuznia; Alexander A. Sawchuk; Liping Zhang; Bogdan Hoanca; Sunkwang Hong; Chris Min; Dhawat E. Pansatiankul; Zahir Y. Alpaslan

doi:10.1117/12.386800

24 May 2000 Parallel pipeline networking and signal processing with field-programmable gate arrays (FPGAs) and VCSEL-MSM smart pixels

C. B. Kuznia, Alexander A. Sawchuk, Liping Zhang, Bogdan Hoanca, Sunkwang Hong, Chris Min, Dhawat E. Pansatiankul, Zahir Y. Alpaslan

Author Affiliations +

Proceedings Volume 4089, Optics in Computing 2000; (2000) https://doi.org/10.1117/12.386800
Event: 2000 International Topical Meeting on Optics in Computing (OC2000), 2000, Quebec City, Canada

Abstract

We present a networking and signal processing architecture called Transpar-TR (Translucent Smart Pixel Array-Token- Ring) that utilizes smart pixel technology to perform 2D parallel optical data transfer between digital processing nodes. Transpar-TR moves data through the network in the form of 3D packets (2D spatial and 1D time). By utilizing many spatial parallel channels, Transpar-TR can achieve high throughput, low latency communication between nodes, even with each channel operating at moderate data rates. The 2D array of optical channels is created by an array of smart pixels, each with an optical input and optical output. Each smart pixel consists of two sections, an optical network interface and ALU-based processor with local memory. The optical network interface is responsible for transmitting and receiving optical data packets using a slotted token ring network protocol. The smart pixel array operates as a single-instruction multiple-data processor when processing data. The Transpar-TR network, consisting of networked smart pixel arrays, can perform pipelined parallel processing very efficiently on 2D data structures such as images and video. This paper discusses the Transpar-TR implementation in which each node is the printed circuit board integration of a VCSEL-MSM chip, a transimpedance receiver array chip and an FPGA chip.

Citation Download Citation

C. B. Kuznia, Alexander A. Sawchuk, Liping Zhang, Bogdan Hoanca, Sunkwang Hong, Chris Min, Dhawat E. Pansatiankul, and Zahir Y. Alpaslan "Parallel pipeline networking and signal processing with field-programmable gate arrays (FPGAs) and VCSEL-MSM smart pixels", Proc. SPIE 4089, Optics in Computing 2000, (24 May 2000); https://doi.org/10.1117/12.386800

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
7 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Field programmable gate arrays

Vertical cavity surface emitting lasers

Signal processing

Receivers

Signal detection

Interfaces

Logic

Show All Keywords

Keywords/Phrases

Search In:

Publication Years