Design of a parallel RISC image processor based on PCI bus

Xianyang Jiang; Xubang Shen; Tianxu Zhang

doi:10.1117/12.441675

20 September 2001 Design of a parallel RISC image processor based on PCI bus

Xianyang Jiang, Xubang Shen, Tianxu Zhang

Author Affiliations +

Proceedings Volume 4555, Neural Network and Distributed Processing; (2001) https://doi.org/10.1117/12.441675
Event: Multispectral Image Processing and Pattern Recognition, 2001, Wuhan, China

Abstract

Low-level image processing operations usually involve simple and repetitive operations over the entire input images, thus image processor may communicate with the memory system or each other frequently, hence the image processor would provide high throughput rate. In this article we present an architectural design and analysis of a parallel RISC image processor. The processor was based on PCI bus to speed up a range of image processing operations. The other characteristic of the processor is that a new three-port hostbridge is integrated into the processor. The implementation of commonly used image processing algorithms and their performance evaluation are also discussed.

Citation Download Citation

Xianyang Jiang, Xubang Shen, and Tianxu Zhang "Design of a parallel RISC image processor based on PCI bus", Proc. SPIE 4555, Neural Network and Distributed Processing, (20 September 2001); https://doi.org/10.1117/12.441675

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

;

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE