Paper
6 December 2002 Computationally efficient ASIC implementation of space-time block decoding
Enver Cavus, Babak Daneshrad
Author Affiliations +
Abstract
In this paper, we describe a computationally efficient ASIC design that leads to a highly efficient power and area implementation of space-time block decoder compared to a direct implementation of the original algorithm. Our study analyzes alternative methods of evaluating as well as implementing the previously reported maximum likelihood algorithms (Tarokh et al. 1998) for a more favorable hardware design. In our previous study (Cavus et al. 2001), after defining some intermediate variables at the algorithm level, highly computationally efficient decoding approaches, namely sign and double-sign methods, are developed and their effectiveness are illustrated for 2x2, 8x3 and 8x4 systems using BPSK, QPSK, 8-PSK, or 16-QAM modulation. In this work, alternative architectures for the decoder implementation are investigated and an implementation having a low computation approach is proposed. The applied techniques at the higher algorithm and architectural levels lead to a substantial simplification of the hardware architecture and significantly reduced power consumption. The proposed architecture is being fabricated in TSMC 0.18 μ process.
© (2002) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Enver Cavus and Babak Daneshrad "Computationally efficient ASIC implementation of space-time block decoding", Proc. SPIE 4791, Advanced Signal Processing Algorithms, Architectures, and Implementations XII, (6 December 2002); https://doi.org/10.1117/12.453810
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clocks

Modulation

Antennas

Algorithm development

Signal processing

Computer architecture

Multiplexing

RELATED CONTENT

A Review Of Signal Processing With Systolic Arrays
Proceedings of SPIE (November 28 1983)
A high data rate universal lattice decoder on FPGA
Proceedings of SPIE (June 02 2005)
Implementation Of Cellular Arrays
Proceedings of SPIE (July 30 1982)
Some filterbank precoder properties for blind equalization
Proceedings of SPIE (October 26 1999)
Efficient MVDR Processing Using A Systolic Array
Proceedings of SPIE (February 23 1988)

Back to Top