Design of a reconfigurable optical microprocessor for smart-pixel applications

V. Sathya Vagheeswar; Shankar Raman Krishna Kumar; Arvind Chokhani; Fred R. Beyette Jr.

doi:10.1117/12.508047

12 December 2003 Design of a reconfigurable optical microprocessor for smart-pixel applications

V. Sathya Vagheeswar, Shankar Raman Krishna Kumar, Arvind Chokhani, Fred R. Beyette Jr.

Proceedings Volume 5201, Photonic Devices and Algorithms for Computing V; (2003) https://doi.org/10.1117/12.508047
Event: Optical Science and Technology, SPIE's 48th Annual Meeting, 2003, San Diego, California, United States

Abstract

The ever increasing demand for communication bandwidth and system interconnectivity has been a motivating factor behind the integration of optoelectronics device and conventional data processing circuitry. Over the last two decades, fiber optic components have become the dominant technology in the telecommunications industry. In last 5 years, optical interconnection techniques have been suggested as a solution to the interconnect density and bandwidth problems faced by electrical systems at the cabinet, PC-board and even chip level. Based on the smart pixel architectures in the last decade, the proposed chip monolithically integrates optical sensors with silicon CMOS based circuitry. This project incorporates an instruction fetch unit (IFU), that fetches the instructions from an external host computer, and a 2D-array of one-bit smart pixels called the processing element (PE). Each PE consists of an ALU, control logic, dual port register memory bank, photo-receiver circuit and associated driver circuits. By tiling these smart pixels in 2D, it is possible to form a programmable smart pixel array that is well suited to read optical page-oriented data types. The CASPR chip contains a 4x4 array of PEs connected to a single IFU. Inter PE communication has been established through nearest neighbor communication. Simultaneous communication to all the PEs is possible through global communication. The instruction set for this architecture is 17-bit long. The chip has been successfully fabricated in 0.5μ technology. We present in this paper the design and initial test results from the recent fabrication.

Citation Download Citation

V. Sathya Vagheeswar, Shankar Raman Krishna Kumar, Arvind Chokhani, and Fred R. Beyette Jr. "Design of a reconfigurable optical microprocessor for smart-pixel applications", Proc. SPIE 5201, Photonic Devices and Algorithms for Computing V, (12 December 2003); https://doi.org/10.1117/12.508047

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
8 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Logic

Clocks

Multiplexers

Telecommunications

Optical fabrication

Data storage

Optical interconnects

Show All Keywords

Keywords/Phrases

Search In:

Publication Years