Efficient wavelet architectures using field-programmable logic and residue number system arithmetic

Javier Ramirez; Uwe Meyer-Base; Antonio Garcia

doi:10.1117/12.542196

12 April 2004 Efficient wavelet architectures using field-programmable logic and residue number system arithmetic

Javier Ramirez, Uwe Meyer-Base, Antonio Garcia

Proceedings Volume 5439, Independent Component Analyses, Wavelets, Unsupervised Smart Sensors, and Neural Networks II; (2004) https://doi.org/10.1117/12.542196
Event: Defense and Security, 2004, Orlando, Florida, United States

Abstract

Wavelet transforms are becoming increasingly important as an image processing technology. Their efficient implementation using commercially available VLSI technology is a subject of continuous study and development. This paper presents the implementation using modern Altera APEX20K field-programmable logic (FPL) devices of reduced complexity and high performance wavelet architectures by means of the residue number system (RNS). The improvement is achieved by reducing arithmetic operations to modulo operations executed in parallel over small word-length channels. The systems are based on index arithmetic over Galois fields and the key for attaining low-complexity and high-throughput is an adequate selection of a small word-width modulus set. These systems are programmable in the sense that their coefficients can be reprogrammed in order to make them more suitable for most of the applications. FPL-efficient converters are also developed and the overhead of the input and output conversion is assessed. The design of a reduced complexity ε-CRT converter makes the conversion overhead of this kind of systems be not important for their practical implementation. The proposed structures are compared to traditional systems using 2’s complement arithmetic. With this and other innovations, the proposed architectures are about 65% faster than the 2’s complement designs and require fewer logic elements in most cases.

Citation Download Citation

Javier Ramirez, Uwe Meyer-Base, and Antonio Garcia "Efficient wavelet architectures using field-programmable logic and residue number system arithmetic", Proc. SPIE 5439, Independent Component Analyses, Wavelets, Unsupervised Smart Sensors, and Neural Networks II, (12 April 2004); https://doi.org/10.1117/12.542196

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
11 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Logic

Wavelets

Logic devices

Image processing

Radon

Very large scale integration

Wavelet transforms

Keywords/Phrases

Search In:

Publication Years