Carbon nanotube-based non-volatile memory and charge sensors

Udayan Ganguly; Jing Guo; Edwin C. Kan; Yuegang Zhang

doi:10.1117/12.637612

12 November 2005 Carbon nanotube-based non-volatile memory and charge sensors

Udayan Ganguly, Jing Guo, Edwin C. Kan, Yuegang Zhang

Proceedings Volume 6003, Nanostructure Integration Techniques for Manufacturable Devices, Circuits, and Systems: Interfaces, Interconnects, and Nanosystems; 60030H (2005) https://doi.org/10.1117/12.637612
Event: Optics East 2005, 2005, Boston, MA, United States

Abstract

Beyond 65 nm node, the ultra-narrow channel memory device serves as a possible technology for further scaling. A self-assembled carbon nanotube (CNT) channel with self aligned metal nanocrystals is proposed as an alternative to Si based ultra-narrow channel memory. The device demonstrates large memory window and single-electron sensitivity. The analysis of the transport in the CNT channel using non-equilibrium Green's function (NEGF) formalism confirms single electron sensitivity quantitatively at room temperature. The CNT channel conductance exhibits sensitivity to position of the charge along the channel. The NEGF based analysis is easily extended to the application of CNTFET as a charge sensor. The electrostatics of the CNT-nanocrystal memory was analyzed for transport between nanocrystal and CNT. Despite the nanocrystal being in close proximity of the CNT, it is strongly coupled to the gate electrode electrostatically. This effect is not observed in the planar 2D Si- based nanocrystal memory. It obviates a major trade-off in memory design of scaling the control dielectric to decrease operational voltage, while ensuring low gate leakage and should allow ultra-low voltage operations. Large tunneling current should also enhance write times. Large electric field asymmetry should enable a better write/retention ratio.

Citation Download Citation

Udayan Ganguly, Jing Guo, Edwin C. Kan, and Yuegang Zhang "Carbon nanotube-based non-volatile memory and charge sensors", Proc. SPIE 6003, Nanostructure Integration Techniques for Manufacturable Devices, Circuits, and Systems: Interfaces, Interconnects, and Nanosystems, 60030H (12 November 2005); https://doi.org/10.1117/12.637612

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available