Paper
15 March 2006 Pushing the lithography limit: applying inverse lithography technology (ILT) at the 65nm generation
Chi-Yuan Hung, Bin Zhang, Eric Guo, Linyong Pang, Yong Liu, Kechang Wang, Grace Dai
Author Affiliations +
Abstract
This paper presents the results of applying ILT to SMIC's first 65nm tape out. ILT mathematically determines the mask features that produce the desired on-wafer results for best pattern fidelity, largest process window or an desired combination of both. SMIC applied this technology to its first 65nm tape-out to study its performance and benefits for deep sub-wavelength lithography. SMIC selected 3 SRAM designs as the first set of test cases, because SRAM bit-cells contain features which are lithographically challenging. Firstly, three experiments were performed to optimize the illumination and mask design of a pair of layers by optimizing exposure energy, enabling SRAF, and enforcing mask constraints. Secondly, mask manufacturability (including fracturing and writing time) and wafer print performance of ILT was studied. Thirdly, mask patterns generated by both conventional Optical Proximity Correction (OPC) and ILT, both using only their optical models, were placed on the mask side-by-side. The results demonstrated that ILT achieved better CD accuracy and produced significantly larger process window than conventional OPC.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Chi-Yuan Hung, Bin Zhang, Eric Guo, Linyong Pang, Yong Liu, Kechang Wang, and Grace Dai "Pushing the lithography limit: applying inverse lithography technology (ILT) at the 65nm generation", Proc. SPIE 6154, Optical Microlithography XIX, 61541M (15 March 2006); https://doi.org/10.1117/12.655728
Lens.org Logo
CITATIONS
Cited by 15 scholarly publications and 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Optical proximity correction

Semiconducting wafers

Lithography

Calibration

Lithographic illumination

Vestigial sideband modulation

RELATED CONTENT

Improvements of AIMS D2DB matching for product patterns
Proceedings of SPIE (July 09 2015)
Selective process aware OPC for memory device
Proceedings of SPIE (October 30 2007)
A novel decomposition of source kernel for OPC modeling
Proceedings of SPIE (March 03 2010)
Reducing shot count through optimization-based fracture
Proceedings of SPIE (October 13 2011)
MEEF-based mask inspection
Proceedings of SPIE (December 06 2004)

Back to Top