Paper
26 February 2008 An implementation of a multiplierless Hough transform on an FPGA platform using hybrid-log arithmetic
Author Affiliations +
Proceedings Volume 6811, Real-Time Image Processing 2008; 68110G (2008) https://doi.org/10.1117/12.766459
Event: Electronic Imaging, 2008, San Jose, California, United States
Abstract
This paper describes an implementation of the Hough Transform (HT) that uses a hybrid-log structure for the main arithmetic components instead of fixed or floating point architectures. A major advantage of this approach is a reduction in the overall computational complexity of the HT without adversely affecting its overall performance when compared to fixed point solutions. The proposed architecture is compatible with the latest FPGA architectures allowing multiple units to operate in parallel without exhausting the dedicated (but limited) on-chip signal processing resources that can instead be allocated to other image processing and classification tasks. The solution proposed is capable of performing a real-time HT on megapixel images at frame rates of up to 25 frames per second using a Xilinx VirtexTM architecture.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Peter Lee and Evangelos Alexiadis "An implementation of a multiplierless Hough transform on an FPGA platform using hybrid-log arithmetic", Proc. SPIE 6811, Real-Time Image Processing 2008, 68110G (26 February 2008); https://doi.org/10.1117/12.766459
Lens.org Logo
CITATIONS
Cited by 6 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Hough transforms

Image processing

Chemical elements

Field programmable gate arrays

Digital signal processing

Point spread functions

Cameras

RELATED CONTENT

Smart camera system
Proceedings of SPIE (December 19 1996)
Design of a real-time video processing system with FPGA
Proceedings of SPIE (August 30 2002)
High-speed DSP low-light-level video processing system
Proceedings of SPIE (August 30 2002)

Back to Top