A design of TDM in transport MPLS based on FPGA

Zhihui Zhang; Yongjun Zhang; Wu Jia; Yu Yao; Wanyi Gu

doi:10.1117/12.804330

19 November 2008 A design of TDM in transport MPLS based on FPGA

Zhihui Zhang, Yongjun Zhang, Wu Jia, Yu Yao, Wanyi Gu

Proceedings Volume 7137, Network Architectures, Management, and Applications VI; 713712 (2008) https://doi.org/10.1117/12.804330
Event: Asia-Pacific Optical Communications, 2008, Hangzhou, China

Abstract

Although Gigabit T-MPLS technology has not been widely used for transmission network, it is attracting more and more attention. The design of high-speed data switching is the key technology in T-MPLS. In this paper, one method that implements 4 ports Gigabit T-MPLS switch chip on FPGA which is used for TDM over T-MPLS exchanging is introduced, and the simulation and verification results will be given in the conclusions. It researches the requirements of transport plane in T-MPLS and analyses the architecture, and demonstrates a design of TDM in Transport MPLS based on FPGA through a testbed which is used to explore and implement the concepts of Transport MPLS.

Citation Download Citation

Zhihui Zhang, Yongjun Zhang, Wu Jia, Yu Yao, and Wanyi Gu "A design of TDM in transport MPLS based on FPGA", Proc. SPIE 7137, Network Architectures, Management, and Applications VI, 713712 (19 November 2008); https://doi.org/10.1117/12.804330

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available