Hardware implementation of N-LUT method using field programmable gate array technology

Do-woo Kwon; Seung-Cheol Kim; Eun-Soo Kim

doi:10.1117/12.876616

7 February 2011 Hardware implementation of N-LUT method using field programmable gate array technology

Do-woo Kwon, Seung-Cheol Kim, Eun-Soo Kim

Proceedings Volume 7957, Practical Holography XXV: Materials and Applications; 79571C (2011) https://doi.org/10.1117/12.876616
Event: SPIE OPTO, 2011, San Francisco, California, United States

Abstract

Hardware implementation for holographic 3D display application is researched by many researchers. Therefore, in this paper, we propose the hardware implementation method for novel look-up table (N-LUT) method using Field Programmable Gate Array (FPGA) technology. In the proposed method, calculation process is divided by some segment block for fast parallel processing of calculation of N-LUT method. That is, by using parallel processing by use of some segmented block based on FPGA technology, calculation speed of CGH can be increased

Citation Download Citation

Do-woo Kwon, Seung-Cheol Kim, and Eun-Soo Kim "Hardware implementation of N-LUT method using field programmable gate array technology", Proc. SPIE 7957, Practical Holography XXV: Materials and Applications, 79571C (7 February 2011); https://doi.org/10.1117/12.876616

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available