Paper
2 May 2016 Design and implementation of fast bipolar clock drivers for CCD imaging systems in space applications
Jayesh Jayarajan, Nishant Kumar, Amarnath Verma, Ramkrishna Thaker
Author Affiliations +
Abstract
Drive electronics for generating fast, bipolar clocks, which can drive capacitive loads of the order of 5-10nF are indispensable for present day Charge Coupled Devices (CCDs). Design of these high speed bipolar clocks is challenging because of the capacitive loads that have to be driven and a strict constraint on the rise and fall times. Designing drive electronics circuits for space applications becomes even more challenging due to limited number of available discrete devices, which can survive in the harsh radiation prone space environment. This paper presents the design, simulations and test results of a set of such high speed, bipolar clock drivers. The design has been tested under a thermal cycle of -15 deg C to +55 deg C under vacuum conditions and has been designed using radiation hardened components. The test results show that the design meets the stringent rise/fall time requirements of 50±10ns for Multiple Vertical CCD (VCCD) clocks and 20±5ns for Horizontal CCD (HCCD) clocks with sufficient design margins across full temperature range, with a pixel readout rate of 6.6MHz. The full design has been realized in flexi-rigid PCB with package volume of 140x160x50 mm3.
© (2016) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jayesh Jayarajan, Nishant Kumar, Amarnath Verma, and Ramkrishna Thaker "Design and implementation of fast bipolar clock drivers for CCD imaging systems in space applications", Proc. SPIE 9881, Earth Observing Missions and Sensors: Development, Implementation, and Characterization IV, 988128 (2 May 2016); https://doi.org/10.1117/12.2223730
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clocks

Charge-coupled devices

Transistors

Sensors

Capacitors

Electronics

Imaging systems

RELATED CONTENT

A 2048 X 64 Tapped Time Delay And Integration Charge...
Proceedings of SPIE (December 07 1988)
CCD operation using the high-speed imager test station
Proceedings of SPIE (January 01 1993)
26.2-million-pixel CCD image sensor
Proceedings of SPIE (July 12 1993)

Back to Top