Presentation + Paper
24 February 2021 Multi-beam mask writer in EUV era: challenges and opportunities
Author Affiliations +
Abstract
EUV lithography requirements continue to present new challenges and opportunities for multi-beam mask writer. Driven by sub-10nm node mask requirements for higher resolution, CD uniformity, pattern placement accuracy, lower line edge roughness (LER), and zero writer-induced defects, the multi-beam mask patterning technology must keep the pace, continue to innovate, and work hand-in-hand with mask makers to overcome these challenges to meet the mask and wafer manufacturing metrics and requirements. In this paper we will review some of these challenges from the mask maker point of view. Also, we will shed light on a bigger challenge of transitioning to curvilinear mask ILT (Inverse Lithography Technology) data structure and the support needed from multi-beam writer to handle large data volume. Processing and managing this large growth of data helps the mask industry speed up the process of adapting to this technology and enabling EUV mask and wafer manufacturing reach its ultimate goals.
Conference Presentation
© (2021) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Bassam Shamoun, Mahesh Chandramouli, Bin Liu, Reid K. Juday, Igal Bucay, Andrew T. Sowers, and Frank E. Abboud "Multi-beam mask writer in EUV era: challenges and opportunities", Proc. SPIE 11610, Novel Patterning Technologies 2021, 116100Q (24 February 2021); https://doi.org/10.1117/12.2586863
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Extreme ultraviolet

Data conversion

Line edge roughness

Extreme ultraviolet lithography

Roads

Wafer manufacturing

RELATED CONTENT

Single-nm resolution approach by applying DDRP and DDRM
Proceedings of SPIE (March 24 2017)
Top-surface imaging resists for EUV lithography
Proceedings of SPIE (June 05 1998)
Design requirements for a stand alone EUV interferometer
Proceedings of SPIE (March 21 2008)
EUV mask defect mitigation through pattern placement
Proceedings of SPIE (September 24 2010)

Back to Top