Presentation + Paper
10 April 2024 Study of EUV stochastic defect on wafer yield
Author Affiliations +
Abstract
As semiconductor industry transitions to EUV lithography in advanced technology nodes, EUV stochastic defects play a significant role in chip yield degradation. Present yield models do not account for the stochastic-driven defects that changes by both pitches and critical dimensions (CD) in EUV lithography. In this study, a novel approach that incorporates EUV stochastics into the yield modeling, using calibrated stochastic defects from wafer data is introduced. Then a comparative analysis of yield for various EUV insertion scenarios is meticulously performed. Additionally, strategies to enhance yield in EUV lithography, including CD retargeting are proposed.
Conference Presentation
(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.
Yi-Pei Tsai, Chieh-Miao Chang, Yi-Han Chang, Apoorva Oak, Darko Trivkovic, and Ryoung-Han Kim "Study of EUV stochastic defect on wafer yield", Proc. SPIE 12954, DTCO and Computational Patterning III, 1295404 (10 April 2024); https://doi.org/10.1117/12.3010858
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Stochastic processes

Extreme ultraviolet

Data modeling

Semiconducting wafers

Photomasks

Critical dimension metrology

Back end of line

RELATED CONTENT

Defect printability studies at SEMATECH
Proceedings of SPIE (June 28 2013)
A study of patterning 36nm pitch logic contact holes in...
Proceedings of SPIE (December 01 2022)
Extending EUV lithography for DRAM applications
Proceedings of SPIE (May 12 2020)
Extension of practical k1 limit in EUV lithography
Proceedings of SPIE (March 18 2016)
SAQP and EUV block patterning of BEOL metal layers on...
Proceedings of SPIE (March 24 2017)

Back to Top