Paper
10 July 2003 Layout optimization at the pinnacle of optical lithography
Lars W. Liebmann, Greg A. Northrop, James Culp, Leon Sigal, Arnold Barish, Carlos A. Fonseca
Author Affiliations +
Abstract
This paper attempts to shed more light on the widely acknowledged need to improve the manufacturabilty of itnegrated chip layouts for sub-100nm technology nodes. After reviewing the parametric performance targets and tiem constaints of the 65nm and 45nm technology nodes, the paper elaborates on the principles of popular resolution enhancement techniques, their impact on chip layouts, and the opportunity for borad layout improvement which they afford. Finally, the viability and feasibility of layout optimization based on a design-for-manufacturability mantra and enabled through "radically design restrictions" is explored.
© (2003) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Lars W. Liebmann, Greg A. Northrop, James Culp, Leon Sigal, Arnold Barish, and Carlos A. Fonseca "Layout optimization at the pinnacle of optical lithography", Proc. SPIE 5042, Design and Process Integration for Microelectronic Manufacturing, (10 July 2003); https://doi.org/10.1117/12.485245
Lens.org Logo
CITATIONS
Cited by 25 scholarly publications and 2 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Lithography

Resolution enhancement technologies

Manufacturing

SRAF

Optical lithography

Photomasks

Design for manufacturing

RELATED CONTENT

RET and DFM techniques for sub 30nm
Proceedings of SPIE (March 13 2012)
The study of contact hole for 65nm node with KrF
Proceedings of SPIE (May 20 2006)
Recent trends and progress in deep-UV lithography
Proceedings of SPIE (April 28 1999)
The new, new limits of optical lithography
Proceedings of SPIE (May 20 2004)

Back to Top