Optimizing quantum efficiency of image sensors, whether CCD or CMOS, has usually required backside thinning to
bring the photon receiving surface close to the charge generation elements. A new CMOS sensor architecture has been
developed that permits high-fill-factor photodiodes to be placed at the silicon surface without the need for backside
thinning. The photodiode access provided by this architecture permits application of highly-effective anti-reflection
coatings on the input surface and construction of a mirror inside the silicon below the photodiodes to effectively double
the optical thickness of the silicon charge generation volume. Secondary benefits of this architecture include prevention
of light from reaching the CMOS circuitry under the photodiodes, improvement of near-infrared quantum efficiency, and
reduction in optical artifacts caused by reflections from the sensor surface.
Utilizing these techniques, a sensor is being constructed with 4096 x 4096 pixels 4.8 μm square with 95% fill factor
backed by a mirror tuned to the 400-700 nm visible band and a front-surface anti-reflectance coating. The quantum
efficiency is expected to exceed 80% through the visible and the global shutter extinction ratio should exceed 106:1. The
sensors have been fabricated and first test data is due in February 2011.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.