KEYWORDS: Network on a chip, Switches, Computer programming, Reliability, Telecommunications, Automatic repeat request, System on a chip, Laser applications, Power supplies, Network architectures
On-chip networks (NoCs) for future Systems-on-chips (SoCs) will be required to consume as little energy as possible while satisfying other performance constraints. Meanwhile, NoCs has to deal with the increasing sensitivity of communication links to noise sources such as crosstalk or power supply noise. We focus on the communication reliability for NoCs from an energy-efficient viewpoint. Firstly, a new framework to implement error-control schemes is proposed. No encoders are needed for the communication switches of NoCs in this framework. Secondly, we model on-chip interconnect as noisy channels and evaluate the energy-efficiency of parallel error-detection codes through the experiments on two kinds of codes: PARITY code and Hamming code. The supply voltages Vdd are analyzed to meet the predefined reliability requirements. The results show that up to 15.4% power reduction can be achieved by parallel codes and it can make an appropriate trade-off between power, delay and wires.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.