Advances in semiconductor technology allow the manufacture of VLSI circuits with millions of transistors. With the increase in chip size and the decrease in layout feature size, yield loss due to manufacturing defects has become a serious problem. To overcome this problem, various defect-tolerant techniques have been developed to reduce the design sensitivity to manufacturing defects. This paper reviews techniques for yield enhancement in compaction, routing, and floorplanning stages of layout design.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.